General-purpose multiprocessors (as, in our case, Intel IvyBridge and Intel Haswell) increasingly add GPU computing power to the former multicore architectures. When used for embedded applications (for us, Synthetic aperture radar) with intensive signal processing requirements, they must constantly compute convolution algorithms, such as the famous Fast Fourier Transform. Due to its "fractal" nature (the typical butterfly shape, with larger FFTs defined as combination of smaller ones with auxiliary data array transpose functions), one can hope to compute analytically the size of the largest FFT that can be performed locally on an elementary GPU compute block. Then, the full application must be organized around this given building block size. Now, due to phenomena involved in the data transfers between various memory levels across CPUs and GPUs, the optimality of such a scheme is only loosely predictable (as communications tend to overcome in time the complexity of computations). Therefore a mix of (theoretical) analytic approach and (practical) runtime validation is here needed. As we shall illustrate, this occurs at both stage, first at the level of deciding on a given elementary FFT block size, then at the full application level.
INTRODUCTION
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of FFTs iteratively, of large size(s). There is a plethoric literature on how variants of FFT algorithm (with different number of stages, radixes, etc) may be preferred in general depending on performance features of distinct computing architectures [11, 13, 5, 3] . But such choices are only tendencial, given that large FFT computations divided into several stages include a lot of data movements to reorder temporary outputs, and that, while computation costs can usually be accurately assessed, those memory transfers are often only loosely predictable.
The case of modern processors such as Intel IvyBridge and Haswell, where CPU is combined with GPU accelerator kernels, adds to this issue's complexity: there exists a given size of register memory available in each GPU computational unit (thereafter called EU, execution unit), which can be used to define the largest FFT block size that can be computed in a fully local fashion [18] . Now this block could be used as new modular unit for granularity, so that the full-size FFT, and then the whole application, is built around such coarse-grain modular units. But then the communication costs themselves may be prohibitive in that version (beyond being loosely predictable only). So the proposed approach first attempts to compute analytically some sort of a "best version" of the FFT algorithm when regarding the adequation between the FFT computation and the GPU processing and storage power, and then adjust this ideal solution by more practical experiment benchmarking regarding the data transfer and communication efficiency.
BACKGROUND

FFT Basics
The FFT factorizes the DFT to reduce the number of computations from O(N 2 ) to O(N.log(N )) for faster evaluation of the discrete Fourier transform (DFT). The discrete Fourier transform of a signal of N complex samples is given by:
The Wn coefficients, commonly known as the twiddle factors, are generally precomputed and stored in memory for reuse. The backward DFT is obtained by changing the sign of the Wn exponent. The FFT algorithm runs multiple stages which are a set of mutiply-add operations named radix or butterfly. For instance, a 2 12 samples radix2 FFT has 12 stages of 2 11 radix2 operations or 6 stages of 2 10 radix4 operations (or 4 stages of 2 9 operations). If the number of samples does not allow to do exclusively one type of radix operations (for instance one cannot complete a 1024-samples FFT with only radix8 stages), then different radix are used (figure 1) and the implementation is called a mixedradix FFT.
Figure 1: Mixed Radix FFT 8 points
The mixed-radix implementations are popular because lower radix generally offer poor performance. Most of the signal processing applications which use the FFT perform their operations on a power-of-two number of input samples dataset, with a dataset usually not larger than 2 12 . Thus we focused on the mixed-radix implementation. With any military electronics application, balancing size, weight and power (SWaP) presents the biggest challenges to designers. This is especially true for radar systems used on unmanned aerial vehicles (UAV). For radar applications, GPGPU is now becoming an efficient ingredient to reduce the footprint of the solution when customers want to deploy new radar systems across the world. Exploiting the integrated GPU in the CPU to perform useful radar computations results in the reduction of hardware cost and increases the energy efficiency of the system. SAR(Synthetic aperture radar) is typically mounted on a moving platform such as an aircraft or spacecraft, and it originated as an advanced form of side-looking airborne radar. The distance the SAR device travels over a target creates a large "synthetic" antenna aperture (the "size" of the antenna). 
Radar application
Integrated Intel GPGPUs
The analysis and experiments will be conducted with integrated GPUs. The presence of a CPU and a GPU on the same die opens significant opportunities for parallel algorithms to be accelerated by the GPU. An integrated GPU shares RAM with the CPU (figure 2). This also means some of the cache levels are shared between the CPU and the GPU. In that specific case the L3 cache is shared. The inner SIMD multithreaded processor (EU: execution unit) architecture is not disclosed. It is not studied in detail but its effects are taken into account in the approach. The number of execution units and their capabilities vary with different GPU implementations [8] . For instance the GPU integrated in Haswell has 40 EUs (HD Graphics 5200GT3e) while the one integrated in the Ivy Bridge CPU has 16 EUs (HD Graphics 4000)(figure 2). The experiments are conducted with these two integrated CPU/GPU. The third and fourth generation of Intel CPUs (IvyBridge and Haswell) implement the AVX SIMD unit that can provide 8 single precision parallel computations (256bit); maximizing the usage of this unit is not yet efficiently automated by the state of the art compilers, this task is still dedicated to the programmer that can access this unit through intrinsics. Haswell also in- 
APPROACH
We consider two different layer of optimization, which correspond to two different architecture layers. We will call those two levels of the optimization process respectively the top-level and bottom-level analysis.The bottom-level analysis attempts to optimize the run of one 1024-samples FFT on one computing element (EU).The top-level analysis attempts to optimize the run of a 1024 batch of 1024-samples FFT on the whole system which is a multicore CPU with an integrated multi-EU GPU.
In our approach the 1D FFT is tailored to fit the integrated GPU architecture by the means of OpenCL (Open Computing Language) [6] .The OpenCL framework [7] defines two possible ways to express parallel computations, the first one is the SIMT (Single instruction multiple Threads) programming style that makes an abstraction of the SIMD (Single instruction multiple Data) units, so the programmer is freed from the vectorization issues; the second one is the SIMD vector style. Our experiments showed that the SIMT fashion is more appropriate for taking benefit of the scalability of GPU with many cores. Open standards are more trustable and OpenCL is now a de facto standard in comparison with Nvidia CUDA [12] .
Figure 5: Explicit parallelism and his flexibility
The FFT computation was expressed as a sequence of six FMA operations(multiply-Add), this transformation allows using the full width of the SIMD units within each GPU core (also known as: EU). We have identified three key limiting factors that were used to design our high performance FFT algorithm:
• Number of registers available on the integrated GPU
• Size of shared memory
• The on-chip interconnect
We have fine-tuned our parallel FFT implementation to maximize the number of floating point operations and to minimize the communications overhead between threads.
Radar application description
In order to simplify the understanding we consider a simplified application model (figure 4). This application [15] is massively parallel as for one complete execution the first and last task have to run 1024 times (while the transposition runs only once)(figure 6), and those runs are independent. Those many FFT occurrences are mapped on the Streaming Multiprocessors and the CPU cores. One of the outcomes of this study is to determine how to balance the load between the GPU and the CPU.
Moreover some parameters of the FFT block implementation can be tuned as to reach better performance thus we study this block more precisely on the computing elements (EU and CPU core) which will be used to execute it. 
Bottom level analysis
Insights:
Butterflies can be clustered into higher order radix. In order to minimize the stress on the memory hierarchy, we consider that the highest possible radix is the one which input data fits in the private memory of the processing elements. Some simple experiments show that different clusterings will cause different performance gain or loss on the GPU. With F F T list of radixes the performance of the FFT implementation when the list of radixes is executed, we get on Ivy Bridge:
With the insight that F F T8,8,8,2 is the optimal implementation, this shows that the naive implementation is much slower than the assumed optimal implementation. We believe however that there exists another list of radixes which performs better than F F T8,8,8,2.
The number of different mixed-radix FFT implementations can be very large even for a small set of radixes and ordinary FFT sizes. In our representation it corresponds to the number of distinct paths between the source and the sink nodes. The number of stages that we need to experiment in this approach is 3.(N − 1) with N = log2(nsamples). For instance with a 4096-samples 2,4,8 mixed-radix FFT running on a 3.60 GHz Intel Xeon Pentium (according to the performances from the FFTW benchmark page), testing the whole set of combinations would last about 12 seconds while testing only our subset of benchmarks would last much less than one second (only 33 stages runs). We can thus determine a performance model which can help us to choose one particular F F T in order to get performance gains. 16  7  9  32  13  12  64  24  15  128  44  18  256  81  21  512  149  24  1024  247  27  2048  504  30  4096  927  33  8192  1705  36  16384 3136 39 Figure 7 : Number of mixed-radix possible implementations vs FFT size
FFT size
We identified a bandwidth bottleneck as a limiting factor; this was measured by a memory benchmark between the CPU and the integrated GPU. Our experiments showed that 5GBytes/s is the maximum measured bandwidth on the Intel IvyBridge (IVB) ; this gives us also a hint about the maximum achievable FFT GFlops in this architecture. Let B be the memory bandwidth (GB/s) , N the FFT size and Tmax the maximum throughput(GFlops)
The theoretical maximum performance(1) is 32GFlops for a 1K complex FFT. This was also confirmed by running our previous CPU-GPU bandwidth test on the fourth generation Intel GPU integrated in the Haswell (HSW) CPU; the maximum bandwidth being 10GBytes/s. This gives us an upper bound of the GPU maximum performance throughput of 62GFlops. All these theoretical bounds were verified by our implementation of the FFT (figure 10) on these two GPU architectures.
FFT performance model:
One 1024-samples FFT execution is a successive number of radixes of potentially different orders. Looking at the FFT stages costs shows that there is no straightforward relationship between the index of the stage and its cost. Under the hypothesis that the radix stage performance depend only on the index of the stage (and not on which stages have been run before or will run after) we thus need to benchmark the possible radix runs and find out which combination yields the best performance. The hypothesis is admissible because two stages of the same FFT cannot run in parallel for algorithmic reasons (a synchronization barrier exists between two stages).
The combination of possible radix schedules can be described with a digraph where every path from the input node to any output node is a valid execution. Every edge is weighted with the benchmarked cost and the minimum path from source to sink is the optimal mixed-radix implementation. The figure 8 provides the state space of the 32-samples FFT for radixes 2, 4, and 8. For clarity the edge is annotated with the executed radix instead of its cost, and the nodes are annotated with the current stage. The number of possible mixed-radix implementations is the number of distinct paths from the node indexed 0 to the nodes indexed 5. If the edges are weighted with the cost of the executed radix, the shortest path in this list of paths is the optimal mixed-radix 32-samples FFT implementation on Ivy bridge. In order to determine this path the user needs to benchmark:
• radix 2 starting at stage 0, 1, ... 9
• radix 4 starting at stage 0, 1, ... 8
• ... until the highest possible radix (radix 8 in our experiments)
The weights on graph (figure 8) are the selected radixes, to optimise our FFT code we used a shortest path algorithm (in our case: Dijkstra's algorithm). Our benchmarks will provide us precise values depending on the underlying hardware.
CPU mixed-radix implementation:
The CPU cores FFT implementation is straightforward because the SIMD units will clearly yield the best performance compared to the regular floating point units, and the size of the SIMD units is fixed and known. The most efficient radix is thus the one which fills the SIMD unit completely. Thus the FFT implementation on the CPU is potentially not the same than the one on the GPU. We implemented an optimized version of FFT using Intel intrinsics to take benefit from the AVX2 units, our implementation shows very close performances to ones provided by the Intel IPP library. We get 21GFlops and ipp provides 22GFlops in the same conditions.
Other FFT sizes
The approach can be adapted to other FFT sizes. The largest fft basic bloc is fixed in our approach but thanks to the recursive aspect of the FFT, larger FFTs can still be realized following the same methodology, with the same outcomes. Because the Streaming Multiprocessors private memories can hold only 1024 complex samples, and if no other computing resource can hold 4096 samples the stages 11 and 12 need to be split (for instance according to [19] ) which means the application dataflow graph needs to include this split and merge, which will increase the need for message passing. Applications which require smaller FFTs can follow the same approach. 
Top level analysis
We intentionally map no more than one FFT to one EU: The EU can hold in its private memory the whole FFT sample set (and no more than one). Once the cost of a FFT is determined, we assume it does not depend on what the other processing elements of the system are doing. This hypothesis is assumed correct because we restricted the sizes of input data such that it fits into the private memories of the processing elements, thus the processing elements will not load much the shared memory hierarchy apart at the first stage (reading) and at the last stage (writing) of the FFT. The performance model for the study of the radar application relies on a dataflow description, annotated with sizes on edges and cost on nodes. This behavior (Read/Compute/Write) allows us to predict better how the memory hierarchy is being loaded. Thus we assume that the task (nodes on figure 3.1) semantics are:
• Read on all its inputs • Compute
• Write on all its outputs
The experiments show that the performance can vary depending on how the FFT blocks are clustered together on the CPU and on the GPU. Thus there is an optimal repartition ratio which depends on the number of FFTs that need to be executed. The transposition block is not studied but it is well known that a matrix transpose on a large matrix can be split into smaller block [14] thus given the size of the basic block, the same analysis could be conducted.
RESULTS
We compare in ( figure 9 ) the performance of our FFT on integrated GPUs (red and blue) to the Intel IPP FFT [17] on the CPU (green). The memory bandwidth gives us a Figure 10 : Performance scaling of the FFT computation precious indication about our optimization performance, the number of available registers gives us a valuable hint about which algorithm to choose and what is the granularity of our FFT implementation (Radix-8 in our case) and finally the shared memory space defines the number of threads that must be used to process an N size FFT.
We measured the energy consumption during the FFT computation. The measures in (figure 10) show a low energy footprint of the integrated GPU (4.6W) compared to the CPU. We also noticed that computing the FFT by the integrated GPU entirely frees the CPU for other tasks such as handling the data stream from the sensors and executing the communications software stack.
Provided the results of figure 12 we are able to determine that F F T4,8,8,4 is the optimal mixed-radix 1024-samples FFT implementation, which shows the naive F F T8,8,8,2 was not the optimal one. The obtained F F T4,8,8,4 has 5% performance gain compared to the F F T8,8,8,2 and 31% performance gain compared to the naive F F T2,2,2,2,2,2,2,2,2,2 implementation. The same experiments are conducted on the Haswell GPU ( figure 13). F F T4,8,8,4 has also been found as the optimal 1600  3100  4135  1  2430  3660  4830  2  2600  3600  5520  3  2658  4002  5988  4  2560  4213  6480  5  2790  3910  7320  6  2600  4632  7896  7  2889  4510  7887  8  3512  5030  X  9 3913 X X 1514  2813  3927  1  2295  3463  4569  2  2460  3407  5223  3  2513  3785  5666  4  2427  3985  6129  5  2640  3695  6930  6  2460  4385  7472  7  2737  4266  7445  8  3321  4240  X  9 3705 X X The chosen CPU implementation is F F T8,8,8,2. We use the SIMD units of the CPU. Yet higher radixes could provide better performance as the fftw-wisdom tool suggests [4] . The heterogeneous evaluation is conducted on Haswell.
It might be valuable to consider that the CPU can be busy with other tasks, most typically handling TCP/IP communications. Thus it must not be saturated with signal processing work. The ratio can be adapted depending on the desired CPU load. Given: Figure 14 : The obtained performance for CPU and GPU FFT implementations and the maximum performance CPU ratio
• SCP U the number of FFT which run on the CPU
• SGP U the number of FFT which run on the GPU
• S the 1024 FFT batch (the total amount of work to be processed)
• PCP U the performance obtained on the CPU
• PGP U the performance obtained on the GPU
• CP Uratio ∈ [0, 1] the normalized amount of FFTs which runs on the CPU.
For the 1024-FFT batch we obtain a performance of 40 GFlops for the CPU and 55 GFlops for the Haswell GPU. Thus the optimal CP Uratio is 42%. In order to obtain a 50% load on the CPU, the CPU ratio needs to be set to 27%.
FUTURE WORK
The present paper investigates how, under a strict specification of GPU EU sizing, one can deduce a theoretically optimal FFT modular brick size, and then build the spatial and temporal organization of a full application by using such elementary algorithmic component. Because of less predictive behaviors on data transfers and communications, experimental validation may be needed to grasp fast tuning of the whole design. Approaches using Worst-Case Execution Time (WCET) for the data movement operations could unify the latency models, but at the risk of suboptimality, while the choice of which variant of FFT to use may be very sensible to data transfer (either less but larger, or more frequent but smaller). In the future we would like to consider more involved program shapes for surrounding applications, and other types of parametric algorithms than FFT. The objective shall remain, to consider further how the interplay between theoretically optimal design campaigns, based on simplified timing assumptions, can be finely re-tuned afterwards by practical experiments, comforting or challenging the theoretical optimality, due to real phenomena hard to predict at model level (such as the relative imprecision of data transfer latency in grey box setting of merged traffics).
Related work and optimized mapping
We provide a brief overview of the related work on optimization techniques that target FFTs on GPUs and CPUs. Van Loan [10] provides an overview of FFT algorithms and their variants. Frigo and Johnson [3] presented FFTW an adaptive library for the efficient computation of FFT of real and complex data of arbitrary dimensions and sizes on many architectures. It employs a two-stage adaptation methodology to adapt to microprocessor architecture and memory hierarchy. At the installation time, the code generator automatically generates highly optimized small DFT code blocks called codelets, At run-time, the pre-generated codelets are assembled in a plan to compute large FFT problems. The space representing various compositions of factorizations and algorithms for a given size FFT is explored to find the best plan of execution. Spiral [13] is a generator for optimized FFT libraries on CPUs and FPGAs. UHFFT [11] tries to find the best schedule of execution through better understanding of the correlation between the schedules and their performance on modern architectures. The hardware characteristics of GPUs [18] vary widely with newer generation: GPUs now offer better memory hierarchy support, including larger local storage and register file sizes, memory bus widths, etc. Thus it is non-trivial to optimize these algorithms for a distinct range of GPUs. The idea of computing FFTs with 6 FMA operations per butterfly is present in [2] . Adjusting the variant of FFT algorithm of that sort to the number of local registers can be found in [18] . While we started this work independently from these sources, our original contribution remains in the study of the subsequent data traffic between CPU, global memory and local registers, and its ability (not quite full) to cope with the full computation bandwidth, while this inability is compensated by the gain in energy spent, a clear winner for embedded computing.
CONCLUSION
The described approach shows that different modeling levels can be used in order to achieve overall optimization of a signal processing system. The integrated GPGPUs offer a new powerful shared memory vector unit which still offers more mapping and scheduling decisions. Exploring these choices exhaustively can be very time consuming. In our approach we reduce this time-consuming task to a set of simple operations which can help to decide (provided our hypothesis are verified) the optimal solution. We consider our findings are a step further toward a best performance scaling on modern parallel embedded systems, and also a real opportunity for embedded system designers to make energy efficient systems. Our FFT algorithm can be used in complex and critical applications and a significant performance improvement is expected for no effort. We believe that GPGPUs bringing a 100X speedup and more is a pure myth, and realistic expectations are in general below half of the available computation power, we can clearly argue that 40% of the peak performance can be reached with a relatively small adaptation effort of the algorithm. This is a valid expectation with the existing architectures, but with the new unified heterogeneous memory hUMA (heterogeneous Uniform Memory Access) that is used in the HSA (Heterogeneous System Architecture) [16] , we anticipate productivity increase for the programmer and significant performance gain.
